Go to the documentation of this file.
20 if(op_type.
id()!=ID_verilog_signedbv ||
21 op_type.
id()!=ID_verilog_unsignedbv)
24 (expr.
type().
id() == ID_verilog_signedbv ||
25 expr.
type().
id() == ID_verilog_unsignedbv) &&
#define CHECK_RETURN(CONDITION)
The type of an expression, extends irept.
std::vector< literalt > bvt
const bitvector_typet & to_bitvector_type(const typet &type)
Cast a typet to a bitvector_typet.
typet & type()
Return the type of the expression.
virtual const bvt & convert_bv(const exprt &expr, const optionalt< std::size_t > expected_width={})
Convert expression to vector of literalts, using an internal cache to speed up conversion if availabl...
literalt const_literal(bool value)
const irep_idt & id() const
std::size_t get_width() const
bvt conversion_failed(const exprt &expr)
Print that the expression of x has failed conversion, then return a vector of x's width.
static bvt verilog_bv_normal_bits(const bvt &)
virtual bvt convert_not(const not_exprt &expr)
literalt is_zero(const bvt &op)
virtual literalt lselect(literalt a, literalt b, literalt c)=0
literalt verilog_bv_has_x_or_z(const bvt &)